This paper will discuss an implementation of a set of tools designed to improve the supportability and transportability of board level Test Program Sets (TPS) to multiple test environments. The Tester
Introduction
This paper is based on a new TPS re-hosting approach currently going on at The San Antonio Air Logistics Center, Advanced Diagnostics Technology Insertion Center (ADTIC). The ADTIC is chartered under the Advanced Computer Resources and Electronics Technology Area (ACRETA), PAD 86-MM*-601(1) to prototype Advanced Technology Test Equipment. This TPS re-host prototype is an extension of the ACRETA PAD to examine new technologies and methodologies to reduce Automatic Test Equipment (ATE) proliferation and support costs. The first TPS re-host prototype is a C-5A aircraft Input/Output (UOC) Controller Shop Replaceable Unit (SRU). The second TPS is a development effort for
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Griffiss AFB, NY 13441-4505 a 256K Random Access Memory (RAM) SRU located in the Depot Automatic Test System for Avionics OATSA) test station. For both SRUs, the targeted TPS re-host testers are the GenRad 275X and an Air Force ATLAS language based unit. The main intent of the paper is to illustrate one re-host effort of the VOC SRU to the GenRAD 275X environment Each Unit Under Test 0 will be tested down to the component level. The fault detection and localization capability will be provided by the ATE simulators. Although the proposed new methodology will add one more step to the overall test process, it is essential to achieve the significant rewards listed below:
1) Lower cost method for re-hosting multiple TPSs to new tester environments 2) UUT tester independence 3) Increased UUT and tester availability 4) Decreased life-cycle cost for UUT supportability 5) Generichon-proprietary format for describing and transporting SRU models, stimulus and expected response information readily to multiple simulation and tester environments. Adherence to sound engineering principles allows the test engineer to speculate that the SRU VHSIC Hardware Description Language (VHDL) structural model is a software model replica of the physical SRU. Furthermore, this holds true for the Waveform And Vector Exchange Specification (WAVES) data set representing the complete set of stimulus and response vectors required to simulate complete SRU functionality. Taking this information into account, our project of deve1opingh-e-hosting the test programs is a straight forward process with the porting of the VHDL models and test vectors into the ATE simulator environment. The VHDL models, and in particular, the stimulus and response vectors will be validated in the design environment. Once the design vectors are ported into the test environment, the test engineer will have an improved confidence of the test vectors integrity. This will give the test engineer a running start in the ATE simulator environment, as compared to conventional methods of test vector generation from scratch.
Background

Process
The RAM and UOC TPSs re-host to just one specific tester environment (i.e. GenRad 275X) is the basis for this portion of the paper. The process will describe the major stages entailed in this effort. The major steps are summarized below: This library contained all of the Small Scale Integration (SSI) TTL components with the exception of two components (i.e. Intel 8203 controller and 2164 dynamic RAM). The models for these two ICs were created semi-automatically using a COTS software tool. A powerful feature of this tool is that with minimal designer input of some simple algorithms, the COTS tool will develop the UUT test bench and the necessary stimulus and response test vectors. These elements are essential in the UUT model simulation and validation process. Simulation The RAM TPS re-host effort to the GenRad 275X tester environment will be the example used to describe the TPS re-host inside the ATE environment. Described below are the major stages entailed in this effort (Figure 2 
4)
Conclusion
Short and long term benefits will be realized by more efficient and effective sharing of design and test information through the use of compatible and standard electronic data formats. 4We estimate that overall test development time can be reduced by as much as 60% by porting of the design environment's stimulus and response vectors into the test environment. The ADTIC's effort demonstrates the viability of using available conventional technology and generic standards to accomplish the task of re-hosting TPSs from one environment to another. This process does not require the development of any new standards and makes efficient use of existing standards as well as commercial tools and technology. 'Efficient TPS re-hosting enables maintenance depots to select a test strategy to obtain adequate testing for the best price.
There is a negative side to this approach. While transferring raw test vectors with timing information will definitely reduce TPS re-hostldevelopment costs, there may be a reduction in the useability and efficiency of the ATE's capabilities. For instance, the raw stimulus test vectors may represent an algorithm that the ATE environment may handle very efficiently with its built-in capabilities. A good example is the "walking ones" routine for RAM testing. Test environments vary greatly in this area, it would depend on a case by case basis. This new testing approach will hopefully pave the way for acceptance and development of commercial software tools to convert CAE models and stimulus and response test vectors into targeted ATE simulator environments.
Future Work and Initiatives
As mentioned in the Introduction, the second effort will consist of re-hosting a TPS, for each SRU, to an Air Force inventory ATLAS language based tester. This TE' S re-host effort will be much the A conversion utility will convert the VHDL models into HITS models not available in the HITS library. Again utilizing a conversion software tool, the WAVES test vectors will be converted into HITS's input format to postprocess an executable TPS to an ATLAS language based tester. The fault dictionary and probe database will be generated.
The postprocessed TPS will be executed on a "good" UUT to verify the UUT fault coverage. If the resultant fault coverage is not acceptable, the HITS's models and test vectors will need to modified. In addition, this may result in a change to the VHDL models and WAVES test vectors.
The ADTIC will continue to monitor E E E initiatives and industry trends to identify new approaches for TPS re-hosting in the depot maintenance environment.
